

December 10, 2003

To: Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Req. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/661,746 09/12/03

Chia-Ta Hsieh

A METHOD TO SHRINK CELL SIZE IN A SPLIT GATE FLASH

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on December $|^{\alpha}$, 2003.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

12/19/0-

- U.S. Patent 5,915,178 to Chiang et al., "Method for Improving the Endurance of Split Gate Flash EEPROM Devices Via the Addition of a Shallow Source Side Implanted Region," discloses a process for fabricating a flash EEPROM device.
- U.S. Patent 6,380,583 to Hsieh et al., "Method to Increase Coupling Ratio of Source to Floating Gate in Split-Gate Flash," discloses a split-gate flash memory cell having a three-dimensional source capable of three-dimensional coupling with the floating gate of the cell, as well as a method of forming the same.
- U.S. Patent 6,403,494 to Chu et al., "Method of Forming a Floating Gate Self-Aligned to STI on EEPROM," discloses a method for forming a split-gate flash memory cell where the floating gate of the cell is self-aligned to a shallow trench isolation (STI), which in turn makes it self-aligned to source and to word line.
- U.S. Patent 6,326,660 to Lin et al., "Method to Improve the Capacity of Data Retention and Increase the Coupling Ratio of Source to Floating Gate in Split-Gate Flash," discloses a method for forming a split-gate flash memory cell having reduced size, increased capacitive coupling and improved data retention capability.

TSMC-02-353

U.S. Patent 5,643,814 to Chung, "Method of Making an EEPROM with an Erase Gate," describes a method of making a split gate flash memory.

Sincerely

Stephen B. Ackerman, Reg. No. 37761

10+1

										1.					
Prorm				.	 .	• -				TSMC-		1 '	0/661	,740	O
4 2003 6	INFOR							OSURE (CATION	NOITATIC	Applicant Cl	112-T	11	sieh		
J. J	1.							cossary)	,	Fling Date 09	1/12/0		OUD AN UNI		
E.M. IKE							•		U. S'. PATE	NT DOCUM					
	ANER TYU	DOCUMENT NUMBER D.						DATE		KVME			MRCCAR	AUNO K APPRO	DATE
		5	91	15	11	7	81	6/22/99	Chian	a et al		438	266	12/8	197
		. [- }	ł	i		. 1	4/30/02	ر ور ا	etal		257	314	10/6/	00
		- 1	- 1	1		1	- [6/11/02		tal.		438	719	,	100
		- 1	1] -	1 1		12/4/01		tal.		257	314	3/13	1
		- 1			,	1 1		7/1/97	1 .	-ৰ		437	43		1/95
												i			
															•
, .									:						
								. :	3.5	N					
						·	•		FOREIGN PA	TENT DOC	UMENTS				· · · · · · · · · · · · · · · · · · ·
		DOCUMENT NUMBER						OATE	COUNTRY			CUSS	SUBCLASS	Translation YES NO	
											-		·		
												,			
,										_					
	Т								OTHER DOC	UMENTS (induding Aut	nor, Mue, De	le, Pertiners	Pagos, Ele	.,
	}	-									· · · · · · · · · · · · · · · · · · ·		· · · · · · · · · · · · · · · · · · ·	· ·	· · · · · ·
		-								···					
	\	_			:										
						····			·	· · · · · · · · · · · · · · · · · · ·			e '		
	•		_									,			
															-
ξXN	UNICR	·							····	DATE CONNIDER	RED		 		

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.